Abstract-A CMOS ratio-memory cellular nonlinear network (RMCNN) requiring no elapsed time is proposed. The correlations between any two neighboring cells are stored in the memories. The ratio weights of each cell are generated through a comparison of the four correlations around one cell with the mean value of these four correlations. With this method, the elapsed time required by the previously existing RMCNN algorithm is no longer required and, therefore, the ratio weights can be generated individually. Moreover, the use of multi-dividers can be avoided to make the circuit simple. Based on the proposed algorithm, a CMOS RMCNN chip requiring no elapsed time has been designed and fabricated using TSMC 0.35-m 2P4M mixed-signal technology. In the fabricated chip, three test patterns can be learned and recognized.
patterns, the space-variant templates are more suitable than the space-invariant templates. To address this limitation, some algorithms that collect global image characteristics are proposed [10] [11] [12] to learn the images and some researches on pattern recognition are realized by classification [13] .
To realize an on-line learning CNN with local-computing advantage, a learning algorithm called ratio-memory CNN (RMCNN) is proposed [14] [15] [16] . The ratio memory of the Grossberg outstar structure [17] [18] [19] has been used in both feedforward and feedback neural network ICs for image processing. With the proposed RMCNN, no host computer is needed to perform the off-line learning task. It can also evaluate the correlations between cells and store these correlations on the capacitors. As a result, it achieves a long template-weight storage time or equivalent pattern recognition time which is one of the advantages of RM. The charge stored on the capacitors leaks out due to the junctions from the source and drain of CMOS to the substrate. The RMCNN utilizes this leakage effect and takes the ratio of the stored values to enhance the common characteristics of the learned patterns and to raise the recognition rate. Therefore, a very long period of elapsed time is required after the learning period to make the weights of small correlations smaller or to approach zero by the leakage in order to enhance large correlations [16] . As shown in Fig. 1 , the required elapsed time is dependent on learned patterns. It shows that 1500 seconds of elapsed time are required when 5 patterns are learned where 700 seconds are required when three patterns are learned. The learned correlations in different local positions of the learned patterns are distinct and the learned values have significant differences. Hence, if the elapsed time is too long, the most learned correlations will be destroyed and the recognition rate decreases. Oppositely, if the elapsed time is too short, the characteristics of large correlations cannot be enhanced and the recognition rate cannot be improved significantly. Furthermore, when the RMCNN is utilized to learn and recognize the image patterns, the stored values keep on leaking during the recognition time and this may, with time, alter the ratio weights of the RMCNN. Finally, as the weights of cells are generated by ratio memories, a precise multi-divider is required.
In this work, RMCNN architecture without elapsed time [20] is proposed and analyzed to prevent the leakage effect and to simplify the circuitry. With the new algorithm, the feature enhanced ratio weights can be generated immediately after the learning period without the requirement of elapsed time and, therefore, the circuit to generate ratio weights could be very simple and remove the need for multi-dividers in each ratio memory. An RMCNN chip not requiring elapsed time has been designed and fabricated using TSMC 0.35-m 2P4M mixed-signal technology. Patterns are learned and recognized with the proposed architecture and the results are analyzed and discussed. The total chip area is 4560 m 3900 m and the area of a single cell is 400 m 250 m. The total power consumption is 87 mW in operation with a supply voltage of 3 V.
In Section II, the models and architecture of the RN-CNN not requiring elapsed time are described. In Section III, the CMOS circuits of each block are illustrated and the HSPICE simulation results are presented to verify the functions of the blocks. In Section IV, the measurements obtained are presented and discussed. Finally, a conclusions are provided in Section V.
II. MODELS AND ARCHITECTURE

A. Model of the RMCNN Requiring No Elapsed Time
The definition of the RMCNN with elapsed time is described in [16] . The template of a RMCNN can be written as
(1) where is the template coefficient of the cell to stimulate the cell and is a ratio weight generated by using
In (2), and are the inputs of the pixels in the learned th pattern when patterns are learned in the learning period and is the intrinsic leakage of the weight , which is different for different cells. The four ratio weights are stored in the four ratio memories around a cell. With a suitable elapsed time, the insignificant weights are decreased to zero and the pattern recognition and recovery can be performed successfully. The intrinsic leakage is utilized for characteristic enhancement.
However, the elapsed time control is difficult. With a long elapsed time, the remnants in the four ratio memories around one cell may leak out, completely. However, with a short elapsed time, the small stable ratio weights cannot be obtained and the recognition cannot be well performed. To solve the problem, a new template generating method is proposed. First, the mean of the learned absolute correlated weights is generated as (3) where is the number of learned patterns, is the learning time of one pattern, and and are the inputs of and , respectively, in the learned th pattern. The ratio weight is regenerated as following:
where means the number of the absolute correlated weights which is larger than . As shown in (4), the template coefficient is generated by comparing the absolute correlated weights and the mean . By counting , the template value is set to when its absolute correlated weight is larger than the mean. This retains the overall summation of absolute template coefficients of template at 1 to avoid any divergence in recognition.
To demonstrate why the coefficient which is larger than the mean is retained, a simple model of the absolute ratio weight can be constructed as following: (5) where , , , and represent the four absolute correlated weights generated in the learning period, and represents the average leakage in the elapsed period. After an elapsed period, the absolute ratio weight is enlarged when the coefficient is retained as following: (6) where is the mean of , , , and . When is larger than , the absolute ratio weight is enlarged after a period of elapsed time. Oppositely, when is smaller than , the absolute ratio weight would degrade to 0 after a period of elapsed time. To simplify the calculation, the coefficient is decided by comparing it with the mean value directly. Hence, if one of the correlated weights is smaller than the mean , the correlation is assumed to leak out and the weight is set to zero. When the correlated weights are larger than the mean , they are assumed to have the same weighting. In the proposed algorithm, when is larger (smaller) than or equal to , the absolute ratio weight is chosen to be where PN is the number of the absolute correlated weights which is larger than . This makes the sum of the absolute ratio weights equal to 1 around one cell. Hence, RMCNN requiring no elapsed time is to predict the resultant ratio weight of RMCNN after elapsed time.
B. The Architecture of a RMCNN Not Requiring Elapsed Time
The general architecture of RMCNN is shown in Fig. 2 . There are four RMs: up, down, right, and left sides around one cell and there are two neighboring cells around one RM. The structure of the kernel unit of the RMCNN not requiring elapsed time is separated into three parts in Fig. 3 (a)-3(c). In Fig. 3(a) , block Neuron is a neuron composed of a resistor and a capacitor and block VTI1 is a voltage-to-current converter to convert the input voltage into current. Block is a voltage-to-absolute-current converter. In Fig. 3(b) , block W is the synaptic gain block to multiply the absolute input current from VTI2 with a chosen weight of 1/4, 1/3, 1/2, or 1 and the output sign is controlled by a sign controller. The weight is controlled by block Counter_L in Fig. 3 (c). The output current is injected to neuron of neighboring cells or the capacitor Cw to store the correlations in different operational periods. VTI3 converts the voltage on Cw into absolute current and the output is sent to block COMP. Block COMP is a comparator that can compare four absolute currents from VTI3 with the average of these four currents. Block Counter_L counts the number of currents which are larger than the average current. Block Counter_L can generate the signals to control the weights of blocks W by the comparing and counting results.
In the learning period, only switches and in Fig. 3(b) are open. As shown in Fig. 4 (a) when th pattern is learned, binary input of is sent into block VTI1 and the output current is sent to block Neuron to generate the state voltage of . The positive or negative state of is detected and the absolute current is extracted by block . The absolute current of is sent to block W. In the learning period, the weight of block is set to 1/4. If the states of and its neighboring cells are the same (different), it is decided to charge (discharge) capacitor with the absolute current multiplied by 1/4. The learning time of one pattern can also be adjusted slightly to prevent the voltage saturation of the capacitor.
After all the patterns are learned, the weight generating period starts. As shown in Fig. 4(b) , block converts the voltage stored on capacitor into two absolute currents for the nearest two comparators. At the same time, the signs of the correlations are also been detected. There are four absolute currents from the neighboring RMs in one cell. The comparator generates a mean current of the four absolute currents and compares the four currents with the mean current. The results of the comparisons are counted by block Counter_L to decide the ratio weights of block . When the currents in neighboring RMs are larger (smaller) than the mean current, the weights of blocks are set to where could be 1, 2, 3, or 4. The ratio weights are set at 1/4 for each block only if the four currents are equal. In the recognition period, the switches and in Fig. 3(b) are closed as shown in Fig. 4(c) . The gray level input in Fig. 3(a) of the noisy pattern is sent into block Neuron and the operation of recognition starts. 
III. CIRCUIT IMPLEMENTATION WITH SIMULATION RESULTS
A. Circuit Implementation With Simulation Results
Blocks VTI1 and Neuron are shown in Fig. 5(a) . Block VTI1 is constructed by using a simple differential amplifier. M5-M6 are used to degenerate the transconductance of the amplifier and to enlarge the linear operating range.
is set to 1.5 V and at 2.5 V.
is controlled by a current mirror of 5.5 A. Block Neuron is simply composed of a resistance and a capacitor. The resistance is constructed using and , and the capacitor is realized by the parasitic capacitance at node . The transfer characteristic of is shown in Fig. 5(b) . The transfer curve is linear as the input voltage is between 0.9 and 2.1 V where the linearity is 94.6% and THD of the output current is 5.9% with the first harmonic of 1 kHz. Fig. 6(a) the device ME. contains ME and is set to low, when the patterns are learned and during the recognition period, in order to turn on the function of block . is biased by a current mirror of 5.5 A and is set to 2.5 V. and are each set to 1.5 V. The combination of with and with can stop the static current. The differential amplifiers of and are the same with and the properties of the differential amplifiers are similar. and each contain a differential amplifier and an absolute current converter. The differential amplifier generates positive and negative currents based on as shown in Fig. 6(b) . The positive (negative) current sent to the absolute current converter turns on the device when is larger (smaller) than 1.5 V. The positive current is inverted twice with two current mirrors, and . The negative current is inverted once with the current mirror . Hence, the output current is the absolute current of . Fig. 7 shows the circuit of block W. Switches Swa-Swf are controlled by block Counter_L to multiply the current with a gain of 1/4, 1/3, 1/2, or 1. Based on the signs of the patterns and learned correlated weights in different periods, signal Sign_Con is set to a proper digital code to decide the sign of block W, as shown in Fig. 8 . The detector is constructed using two cascaded inverters and amplifies the input signals to achieve a digital level. During the learning period, only switch Swd1 is closed. Signal Sign_Con is determined by input voltage in block of and input voltage of the nearest neighboring through an exclusive gate. During the recognition period, only switch is closed. Signal Sign_Con is decided by input voltage in block of and input voltage of block , which is the correlation stored on the capacitor in Fig. 3(b) . The circuit of block COMP is shown in Fig. 9 . The up, down, left, and right currents from blocks are gathered and aver- Fig. 9 . Circuit of one comparator in block COMP where the output is amplified by two cascaded inverters and the result is sent to block Counter_L. aged by the current mirror as in Fig. 10 .The mean current is multiplied with a weight of 0.95 to prevent incorrect decision due to the variation of the current mirror. When the absolute current is 0.05 A less than the mean current, the decision is low after two cascaded inverters. The four directional currents from blocks are compared with the averaged current and the comparing results are converted into digital signals using two cascaded inverters. The four digital signals are counted by block Counter_L, which is composed of two cascaded D-flip-flops.
B. Operational Steps
The operation is separated into three periods: the learning, weight generating, and recognition periods. In the learning period, blocks VTI1, Neuron, VTI2, and W are active. Input voltage of the learned pattern is transferred into the current signal and the current signal is applied on block Neuron to produce an output state voltage . With state voltage , block VTI2 generates the absolute current and this is multiplied by 1/4 through controlling the switches Swa-Swf. The polarity of the output current of block W is controlled by signal Sign_Con which is generated by the sign controller in Fig. 6 where only switch Swd1 is closed. With the output current of block W, capacitor Cw is charged or discharged in an interval . After all the patterns are learned, the weight generating period starts.
In the weight generating period, the switches in Fig. 3(b) are all open. The voltage on Cw is applied to to generate two absolute currents while the sign is also detected, simultaneously. With four absolute RM currents in four directions, mean current is generated and compared with the four absolute currents as shown in Fig. 10 . The four comparators outputs are counted by block Counter_L, which sends the control signal to four blocks W to generate corresponding weights. As a result, the RMCNN is ready for recognition. In the third period, the noisy patterns are sent into the RMCNN. Switches and in Fig. 3(b) are closed and so is in Fig. 8 . At the same time, device ME in Fig. 6(a) is turned off to commence the operation of recognition. A set of patterns in Fig. 11 are learned with Matlab by the proposed algorithm of a 9 9 RMCNN. The resultant recognition rate is shown in Fig. 12 which is compared by directly amplifying the noisy patterns with an inverter. As can be seen from Fig. 12 , when the tolerance level is 50%, the recognition rate is better than that of direct amplification. However, when the tolerance is sterner, the recognition rate is reduced. Due to the fact that template is a non-self-feedback template, the recognized output patterns can not be pulled to a saturated state and, hence, the recognition rate is degraded. The template values of cell (4, 5) , cell(5, 3), cell (8, 5) , and cell (7, 5) are listed in Table I and are compared with RMCNN [16] with an elapsed time of 800 sec. As can be seen in Table I , the templates are almost the same except for some negligible coefficients. The comparison of recognition rates are also shown in Fig. 13 . It shows that RMCNN has similar recognition rates after 800 seconds and 1500 seconds while the recognition rate of RMCNN requiring no elapsed time is better than RMCNN with elapsed time.
The recognition rate is shown in Fig. 14 where the self-feedback RMCNN without elapsed time is simulated and the result is compared with that of direct amplification. Since the closed loop in the self-feedback RMCNN saturates the output, the recognition rate can be raised and is better than that without self-feedback and that of direct amplification. In this paper, only the test Fig. 14 . Recognition rates by direct amplification, using the proposed RMCNN with self-feedback, and using the proposed RMCNN without self-feedback of 50% tolerance. chip of the non-self-feedback RMCNN without elapsed time is designed and measured to verify the proposed RMCNN algorithm not requiring elapsed time. A self-feedback RMCNN not requiring elapsed time can be designed similarly.
Furthermore, the capacitance of neural RC model is implemented by the parasitic capacitance and it may cause large variation of time constant. However, CNNs essentially have great tolerance to variations. Fig. 15 shows the recognition rates of common time constant and time constant varying with Gaussian probability density of standard deviation 0.1 where the common time constant is normalized to 1. It is found that, even with 10% standard deviation, the recognition rate is almost the same.
With the proposed structure, the patterns of characters "X", "Y", and "Z" and characters "X", "Y", and "M", which contains oblique lines, are also learned and recognized. The recognition rates are shown in Fig. 16 and it shows that the recognition rates degrade and are dependent on learned patterns. To learn patterns with oblique lines correctly, more RMs can be inserted between diagonal cells. 
IV. EXPERIMENTAL RESULTS AND DISCUSSION
To verify the concept of RMCNN requiring no elapsed time, a simple experimental chip is designed and fabricated. The experimental RMCNN chip has only RMs located in any two horizontal or vertical cells. It is of the architecture of 9 9 type as shown in Fig. 17 . The input patterns for learning and recognition are sent serially into 9 9 shift registers. The decoder can select the cells in the proposed RMCNN not requiring elapsed time to be read out in series. The controlling signals are listed in Table II Table II.   TABLE II  DESCRIPTIONS During the learning period, three Chinese characters in Fig. 11 are learned. With 9 9 RMCNN structure, the maximum number of patterns that can be learned is 3 by using Matlab simulation. However, 18 18 RMCNN is also simulated and the maximum number of learnable patterns can be raised to 5. After the ratio weights are generated, these Chinese characters are sent again and combined with a controllable equal noise from 0 to 0.5 as shown in Fig. 20 where the noise level is set to 0.5. The noise pattern cannot be programmed individually on each pixel because the number of pads is limited. Hence, the pattern with equal noise is used in the experimental work. For the first two Chinese characters, the correct patterns could be recognized. However, the last Chinese character is recognized unsuccessfully as shown in Fig. 21 where the equal noise level is 0.25, and the output waveform is shown in Fig. 22 .
is a trigger signal and there is no signal during the readout period.
is LSB of the decoder to choose which cell is read out and is the output signals of cells. In Fig. 22 , the output waveform of is the recognized result of third pattern in Fig. 20 . However, some outputs of in the intervals of and cannot reach a saturated point. There are four stable pixels at the gray level as the third pattern in Fig. 20 is recognized. To discuss the reason for this, the absolute weights of the post simulation at , which is recognized unsuccessfully in the third pattern, are listed in Table III where the simulation with Matlab and two post simulations with HSPICE in different conditions are compared. RMCNN requiring no elapsed time is designed with HSPICE in the TT condition. As can be seen, the ratio weights with Matlab and HSPICE (TT) are the same and the noisy patterns can be recognized correctly. However, with HSPICE (FS), an incorrect ratio weight is generated and leads to an unsuccessful result. When three patterns are learned, block charges or discharges the capacitor Cw according to the input pixel of two neighboring cells. During this time, the device ME in Fig. 6(a) of block is turned off. However, when a new pattern is sent into the chip after the former one is learned, device ME is turned on and the output current should be 0. However, there is still a small output current due to the asymmetric structure and the mismatch. Meanwhile, the input of the sign detector is connected to because device ME is turned on and this makes it impossible to predict signal Sign_Con. As a result, the capacitor is charged or discharged unpredictably by the small current when the learned patterns are transmitted to the 9 9 shift registers. Hence, the ideal absolute weights cannot be achieved.
To overcome the small output current from block , a new path can be inserted into block , as shown in Fig. 23 . Only one of switches and is turned on and the other RMCNN REQUIRING NO ELAPSED TIME is turned off. As the learned patterns are transmitted to the shift register, switch is turned on. Hence, capacitor would not be charged or discharged by the small current from block VTI2. Switch is turned on when the pattern in the shift register is sent to the neuron and can be learned or recognized correctly. Dummy load is the same with M5. This can cause the current source M1-M4 to have a similar load and retain the current stable during switching.
The comparison between RMCNN [16] and RMCNN requiring no elapsed time is listed in Table IV . The overall chip area of RMCNN requiring no elapsed time is slightly larger than RMCNN with elapsed time. However, the power consumption is smaller because the multi-divider is replaced by a simple comparator and counter. Furthermore, the required weight generating time of 850 seconds is reduced to 1.7 .
V. CONCLUSION
In this paper, a new algorithm of a RNCNN not requiring elapsed time has been proposed. In the proposed RMCNN, a new ratio weight generating method is also proposed. The use of this method avoids long elapsed time about 800 seconds while retaining the correlation of each cell. An experimental chip of 9 9 RMCNN not requiring elapsed time has been implemented and fabricated using TSMC 0.35-m CMOS 2P4M technology. With the proposed RMCNN chip not requiring elapsed time, the patterns can be learned and recognized. Further applications of the proposed RMCNN not requiring elapsed time will be developed in the future.
